Hi, could any tell me what is “stage group” ? The description in TVM doc about this concept is " Create a new stage group for all intermediate operations between inputs and outputs." I am looking forward that anyone could give me a more clear and apparent example. Many Thanks
I have found a good example here!
This is actually more detailed than any official document!
1 Like